Settling time is a primary design parameter in operational transconductance amplifiers (OTAs) used for high-speed applications such as pipeline A/D converters. For scaled CMOS technologies, an OTA design methodology using g m /I D lookup tables is proposed to minimize its power consumption [1] . A major problem in this previous method is that settling time was not included in a target specification, but was converted into crossover frequency f c with an empirical approach. In this paper, we introduce an iterative optimization sequence to design OTAs, which can achieve the target settling time with the minimum power consumptions.
Introduction
Settling time is a primary design parameter in operational transconductance amplifiers (OTAs) used for high-speed applications such as pipeline A/D converters. For scaled CMOS technologies, an OTA design methodology using g m /I D lookup tables is proposed to minimize its power consumption [1] . A major problem in this previous method is that settling time was not included in a target specification, but was converted into crossover frequency f c with an empirical approach. In this paper, we introduce an iterative optimization sequence to design OTAs, which can achieve the target settling time with the minimum power consumptions.
Topology and Specification of OTA
We optimize a two-stage Miller-compensated OTA for a 10-bit 27MS/s pipeline A/D converter applicable to NTSC (National Television System Committee) and related television systems [2] . A circuit topology of the OTA with associated capacitors in the charge-redistribution phase of switched capacitor circuit is shown in Fig. 1 , and the target specification is summarized in Table I . The optimization flow derives gate length L and width W for each numbered transistor as well as the minimized bias currents denoted as I D1 and I D2 . We predetermined the capacitors, C s , C f , and C L , from the specification of dynamic range (noise). g m /I D lookup table methodology and problem overview g m /I D design methodology has been attracted attentions as a transistor sizing tool for low-power designs since g m /I D , the ratio of transconductance g m over drain current I D , can specify the all device operation regions including strong, moderate, and weak inversion regions [3] . SPICE-based lookup tables, representing transit frequency f T , intrinsic gain g m /g ds , where g ds is the output conductance of a transistor, parasitic gate-to-drain capacitance C gd and drain-tobulk capacitance C db , and current density I D /W as a function of g m /I D for various Ls, are employed to optimize the transistor operation region and the design parameters [1] . Settling time t s is defined by the sum of linear settling time t lin and slewing time t slew , which are given by
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Here, k t is the acceleration coefficient calculated from the phase margin and dynamic settling error  d , and  is the closed-loop feedback factor equal to C f /(C s +C f +C gg1 ) where C gg1 is the total gate capacitance of input transistor M 1 ; moreover, C c and V id,step are compensation capacitor and differential input step voltage, respectively [1] . In the typical optimization flow to minimize the power consumption, C gg1 and C gg2 , the total gate capacitance of second-stage transistor M 2 , are selected as primary design variables, and their optimum values are obtained by sweeping C gg1 and C gg2 to find that the sum of I D1 and I D2 becomes the minimum value. Since f c is given by the following equation (3), a given value of t lin can be converted to a requirement on g m1 , since C c is determined from dynamic range (noise) specification. Consequently, t lin can be included in the optimization flow. 
On the other hand, t slew , as given in (2), is only obtained after the design of g m1 /I D1 and I D1 . As the result, t slew and t s cannot generate any constraints for the design optimization; furthermore, the dependence of parasitic capacitance on g m /I D generates a non-negligible settling time error between the optimization flow and simulation result.
Settling time optimization
From equations (1)- (3), settling time t s can be given by,
For given values of g m1 /I D1 and C gg1 ,  can be considered as constant; thus, t s specification generates the requirements on t lin and associated f c . By using this proportional relationship between t s and t lin for given g m1 /I D1 and C gg1 , we can develop an iteration algorithm to optimize the settling time and power consumption in the following sequence.
1 to -1%, complete the optimization sequence, and obtain W from the current density plot. If t lin is out of this range, repeat from the sequence 2 after the replacement of the original t lin to t lin (t s,spec /t s ). The entire optimization sequence is illustrated in Fig. 2 , where the additional optimization procedures for the settling time and parasitic capacitance are highlighted by the bold lines; while the table lookup sequences are highlighted by the dotted lines.
Experimental Results
The proposed optimization flow along with g m /I D lookup tables generated by SPICE simulations are implemented in MATLAB. To verify the versatility of the optimization flow, two 0.18m CMOS technologies are adopted for the comparison. Fig. 3 plots the converging characteristics of the settling time recalculation for two technologies. Up to six iterations are necessary to optimize the settling time and power consumption simultaneously.
The design results of transistor sizes and bias currents are compared in Table II . The transistor width W is optimized with the unit size of 2.5m. The optimized value of C c is identically 1pF for both technologies, and R Z are 224 and 279 for Tech. 1 and Tech. 2, respectively. The difference in Ls between technologies is caused by the difference in the intrinsic gain, and the difference in the bias current is attributed to the transit frequency characteristics. SPICE simulation results for two design results are summarized in Table III . Both simulation results satisfy the target specification without a tweaking of design parameters. The settling time difference between the optimization and simulation is less than 0.6nsec (4.1%), and is resulted from the bias current difference due to the use of unit W and channel length modulation. The difference in power consumption between the optimization and simulation is less than 4.0%, which presents a superior correspondence.
